

SELF-ALIGNED METAL-OXIDE-COMPOUND SEMICONDUCTOR DEVICE  
AND METHOD OF FABRICATIONField of the Invention

5

The present invention pertains to compound semiconductor field effect devices and more specifically to enhancement mode self-aligned metal-oxide-compound semiconductor transistors and methods of fabrication.

10

Background of the Invention

Metal-oxide-semiconductor field effect transistors (MOSFET) are the workhorse of the silicon (Si) semiconductor industry. The rapid advance of portable electronic systems and the exponential increase in integration density has spurred the transition to low-power technologies. Reduction of the supply voltage is key for reducing power dissipation. At the present time, Si CMOS offers significant advantages in terms of integration level and cost; however, reductions in circuit speed of scaled Si CMOS (including SOI) are anticipated as the power supply is reduced to 1V or below. In contrast to Si, complementary GaAs exhibits optimum speed/power performance and efficiency at a low supply voltage of 1 V and below.

For compound semiconductors, prior art comprises the use of a metal-semiconductor junction as a gate electrode in field effect transistors instead of the standard metal-oxide-semiconductor junction employed in Si technology. The use of a metal semiconductor junction, however, results in excessive leakage current, high power dissipation, reduced logic swing, reduced design flexibility, and limited device performance. Consequently, optimum device performance and high IC integration levels could not be realized and commercial marketability has been limited.

Thus what is needed are new and improved compound semiconductor devices and methods of fabrication which overcome these problems. What is also needed are new and improved compound semiconductor field effect transistors (FET). What is also needed are new and improved compound semiconductor FETs using metal-oxide-semiconductor junctions (MOSFET). What is also needed are new and improved compound semiconductor MOSFETs using a self-aligned gate structure. What is also needed are new and improved self-aligned compound semiconductor MOSFETs using enhancement mode operation. What is also needed are new and improved self-aligned compound semiconductor MOSFETs with stable and reliable device operation. What is also needed are new and improved self-aligned compound semiconductor MOSFETs which enable optimum compound semiconductor device performance. What is also needed are new and improved self-aligned compound semiconductor MOSFETs with optimum efficiency and output power for RF and microwave applications. What is also needed are new and improved self-aligned compound semiconductor MOSFETs for use in complementary circuits and architectures. What is also needed are new and improved self-aligned compound semiconductor MOSFETs for low power/high performance complementary circuits and architectures. What is also needed are new and improved self-aligned compound semiconductor MOSFETs which offer the design flexibility of complementary architectures. What is also needed are new and improved self-aligned compound semiconductor MOSFETs which keep interconnection delays in ULSI under control.

What is also needed are new and improved methods of fabrication of self-aligned compound semiconductor MOSFETs. What is also needed is new and improved methods of fabrication of self-aligned compound semiconductor MOSFETs which are compatible with established complementary GaAs heterostructure FETs (CGaAs) technologies. What is also needed are new and improved

compound semiconductor MOSFETs which are relatively easy to fabricate and use.

Brief Description of the Drawings

The invention is pointed out with particularity in the appended claims. However, a more complete 5 understanding of the present invention may be derived by referring to the detailed description and claims when considered in connection with the figures, wherein like reference numbers refer to similar items throughout the figures, and:

10 FIG. 1 is simplified cross sectional view of a self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention;

15 FIG. 2 is a graph illustrating measured output characteristics of a p-channel self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention; and

20 FIG. 3 is a graph illustrating transfer characteristics and transconductance of a p-channel self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention;

25 FIG. 4 is a graph illustrating predicted performance of optimized self-aligned enhancement mode compound semiconductor MOSFETs in accordance with a preferred embodiment of the present invention; and

30 FIG. 5 is a simplified flow chart illustrating a method of manufacturing a self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention.

The exemplification set out herein illustrates a preferred embodiment of the invention in one form thereof, and such exemplification is not intended to be construed as limiting in any manner.

Detailed Description of the Drawings

The present invention provides, among other things, a self-aligned enhancement mode metal-oxide-compound semiconductor FET. The FET includes a stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer positioned on upper surface of a compound semiconductor wafer structure. The stoichiometric  $\text{Ga}_2\text{O}_3$  layer forms an atomically abrupt interface with the compound semiconductor wafer structure. A refractory metal gate electrode is preferably positioned on upper surface of the stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer. The refractory metal is stable on the stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer at elevated temperature. Self-aligned source and drain areas, and source and drain contacts are positioned on the source and drain areas. In a preferred embodiment, the metal-oxide-compound semiconductor transistor includes a stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer of 40 - 200 Å thickness positioned on upper surface of a compound semiconductor heterostructure. The compound semiconductor heterostructure comprises  $\text{Al}_x\text{Ga}_{1-x}\text{As}$  and  $\text{In}_y\text{Ga}_{1-y}\text{As}$  layers which are grown on a compound semiconductor substrate, a refractory metal gate of W, WN, or WSi, self aligned donor (n-channel FET) or acceptor (p-channel FET) implants, and source and drain ohmic contacts.

FIG. 1 is simplified cross sectional view of a self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention. Device 10 includes a compound semiconductor material, such as any III-V material employed in any semiconductor device, represented herein by a III-V semiconductor substrate 11 and a compound semiconductor epitaxial layer structure 12. For the purpose of this disclosure, the substrate 11 and any epitaxial layer structure 12 formed thereon will be referred to simply as a compound semiconductor wafer structure which in FIG. 1 is designated 13. Methods of fabricating semiconductor

wafer structure 13 include, but are not limited to, molecular beam epitaxy (MBE) and metal organic chemical vapor deposition (MOCVD). It will of course be understood that in some specific applications, there may be no 5 epitaxial layers present and upper surface of top layer 15 may simply be the upper surface of substrate 11.

Device 10 further comprises a stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer 14 positioned on upper surface of top layer 15 of compound semiconductor wafer structure 13 10 wherein oxide layer 14 forms an atomically abrupt interface 16 with the upper surface of top layer 15. A refractory metal gate electrode 17 which is stable in the presence of  $\text{Ga}_2\text{O}_3$  at elevated temperature is positioned on upper surface 18 of stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer 14. Dielectric spacers 26 are positioned to cover the 15 sidewalls of metal gate electrode 17. Source and drain contacts 19 and 20 are deposited on self-aligned source and drain areas 21 and 22, respectively.

In a specific embodiment, the epitaxial layer 20 structure consists of a 5 - 10 Å GaAs top layer 15, a 10 - 100 Å AlGaAs spacer layer 23, a 100 - 250 Å InGaAs channel layer 24, and a GaAs buffer layer 25 grown on a GaAs substrate 11. The separation of the conducting channel forming in layer 24 from interface 16 using spacer layer 25 significantly improves the device reliability and 25 stability and assures optimum device performance. Top GaAs layer 15 is used to form an atomically abrupt  $\text{Ga}_2\text{O}_3$ -GaAs interface with low defect density.

As a simplified example of fabricating a self-aligned 30 enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention, a III-V compound semiconductor wafer structure 13 with an atomically ordered and chemically clean upper surface of top layer 15 is prepared in an ultra-high 35 vacuum semiconductor growth chamber and transferred via a preparation chamber to an oxide deposition chamber.  $\text{Ga}_2\text{O}_3$  layer 14 is deposited on upper surface of top layer 15

using thermal evaporation from a crystalline  $\text{Ga}_2\text{O}_3$  source. A refractory metal which is stable on  $\text{Ga}_2\text{O}_3$  at elevated temperature such as WSi or WN is deposited on upper surface 18 of oxide layer 14 and subsequently patterned

5 using standard lithography. The refractory metal layer is etched until oxide layer 14 is exposed using a refractory metal etching technique such as a fluorine based dry etching process. The refractory metal etching procedure does not etch the oxide layer 14, thus, oxide layer 14

10 functions as an etch stop layer such that upper surface of top layer 15 remains protected by oxide layer 14. All processing steps are performed using low damage plasma processing. Self-aligned source and drain areas 21 and 22, respectively are realized by ion implantation of Si (n-

15 channel device) and Be/F (p-channel device) using the refractory metal gate electrode 17 and the dielectric spacers 26 as implantation masks. Such ion implantation schemes are compatible with standard processing of complementary heterostructure FET technologies and are

20 well known to those skilled in the art. The implants are activated at 700 °C using rapid thermal annealing such that degradation of the interface 16 established between top layer 15 and oxide layer 14 is excluded. Finally, ohmic source and drain contacts 19 and 20 are deposited on

25 the self-aligned source and drain areas 21 and 22, respectively.

FIG. 2 is a graph illustrating measured output characteristics of a p-channel self-aligned enhancement mode compound semiconductor MOSFET in accordance with a

30 preferred embodiment of the present invention. FIG. 3 is a graph illustrating transfer characteristics and transconductance of a p-channel self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention. In FIG. 2, the measured output characteristics 31, 32, 33, 34, 35, 36, and 37 are shown for a gate voltage  $V_{GS} = -1, -1.25, -1.5, -1.75, -2, -2.25$ , and -2.5 V, respectively. In FIG.

3, transfer characteristics 41 and transconductance 42 are shown for a 0.6  $\mu\text{m}$  p-channel self-aligned enhancement mode GaAs based MOS-HFET (metal-oxide-semiconductor heterostructure FET) fabricated according to a preferred 5 embodiment of the present invention. The GaAs based MOS-HFET uses a 150  $\text{\AA}$  thick  $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$  channel. The oxide thickness is 90  $\text{\AA}$ . Note that the relative dielectric constant of 10 for  $\text{Ga}_2\text{O}_3$  yields an equivalent oxide thickness of 35  $\text{\AA}$ . Including the 100  $\text{\AA}$  thick  $\text{Al}_{0.75}\text{Ga}_{0.25}\text{As}$  10 spacer layer, the equivalent distance between gate and channel increases to 72  $\text{\AA}$ . The gate width of the device is 10  $\mu\text{m}$ . The threshold voltage is -0.93 V and a maximum transconductance of 51 mS/mm is measured at  $V_{GS} = -2.35$  V. The threshold voltage and maximum transconductance 15 measured over a 3 inch wafer are  $-0.93 \pm 0.1$  V and  $46.7 \pm 3.9$  mS/mm.

FIG. 4 is a graph illustrating predicted performance of optimized self-aligned enhancement mode compound semiconductor MOSFETs in accordance with a preferred 20 embodiment of the present invention. The predicted performance of n- and p-type GaAs based MOS-HFETs fabricated according to a preferred embodiment of the present invention is shown for n-channel devices with 20% In content (curves 51, 52, 53, 54) and 50% or higher In 25 content in the channel (55, 56, 57, 58), and for p-channel devices (59, 60, 61, 62) having a gate length of 1, 0.5, 0.2, and 0.1  $\mu\text{m}$ , respectively. For a physical oxide thickness of 40  $\text{\AA}$ , a maximum transconductance  $g_m$  of  $\approx 0.5$ , 1.3, and 3 S/mm is anticipated at 1 V for p-type devices 30 and n-type devices with 20% and more than 50% In content in the channel, respectively. For maximum  $g_m$ , scaling to a minimum feature size of 0.2  $\mu\text{m}$  is apparently sufficient. Note that high  $g_m$  of the order of 2 S/mm and higher is of 35 paramount importance for ULSI in order to keep interconnection delay under control.

FIG. 5 is a simplified flow chart illustrating a method of manufacturing a self-aligned enhancement mode

compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention. In step 102, a compound semiconductor wafer structure is provided. In step 104, a stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer is 5 deposited on upper surface of said compound semiconductor wafer structure. In step 106, a stable refractory gate metal is positioned on upper surface of said stoichiometric  $\text{Ga}_2\text{O}_3$  gate oxide layer. In step 108, source and drain ion implants are provided self-aligned to the 10 gate electrode. In step 110, source and drain ohmic contacts are positioned on ion implanted source and drain areas.

In a preferred embodiment, step 102 includes the preparation of an atomically ordered and chemically clean 15 upper surface of the compound semiconductor wafer structure. Step 104 preferably comprises thermal evaporation from a crystalline  $\text{Ga}_2\text{O}_3$  source on an atomically ordered and chemically clean upper surface of the compound semiconductor wafer structure. The  $\text{Ga}_2\text{O}_3$  gate 20 oxide layer preferably functions as an etch stop layer such that the upper surface of the compound semiconductor wafer structure remains protected by the gate oxide during and after gate metal etching. The refractory gate metal desirably does not react with or diffuse into the gate 25 oxide layer during high temperature annealing of the self-aligned source and drain ion implants. The quality of the interface formed by the gate oxide layer and the upper surface of the compound semiconductor structure is desirably preserved during high temperature annealing of 30 the self-aligned source and drain ion implants. The self-aligned source and drain implants are desirably annealed at approximately 700 °C using rapid thermal annealing. The self-aligned source and drain implants are desirably 35 realized by positioning dielectric spacers on the sidewalls of the refractory gate metal.

Thus, new and improved compound semiconductor devices and methods of fabrication are disclosed. The new and

improved self-aligned enhancement mode metal-oxide-compound semiconductor heterostructure field effect transistors enable stable and reliable device operation, provide optimum compound semiconductor device performance

5 for low power/high performance complementary circuits and architectures, keep interconnection delay in ULSI under control, and provide optimum efficiency and output power for RF and microwave applications.

The invention has been described in conjunction with

10 the illustrative embodiment of the invention. As will be apparent to those skilled in the art, various changes and modifications may be made to the above-described embodiment without departing from the spirit or scope of the invention. It is intended that the invention be

15 limited not by the illustrative embodiment, but be limited only by the scope of the claims appended hereto.